

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/640,855	08/13/2003	Masayuki Ito	SHI-002	9146	
75	90 02/06/2006		EXAM	INER	
Alan R. Loudermilk			KIM, HON	KIM, HONG CHONG	
P.O. Box 3607 Los Altos, CA 94024-0607			ART UNIT	PAPER NUMBER	
			2185		
			DATE MAILED: 02/06/2006		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		10/640,855	ITO ET AL.			
		Examiner	Art Unit			
		Hong C. Kim	2185			
Period f	The MAILING DATE of this communication aported or Reply	pears on the cover sheet with the c	correspondence address			
WHIC - Exte afte - If NO - Fail Any	IORTENED STATUTORY PERIOD FOR REPLICHEVER IS LONGER, FROM THE MAILING Densions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. Depriod for reply is specified above, the maximum statutory period ure to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATION 136(a). In no event, however, may a reply be tir will apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status						
1)🛛	Responsive to communication(s) filed on 19	lanuary 2006				
2a)⊠		s action is non-final.				
3)	,—					
,—	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	ion of Claims					
4) 又	4)⊠ Claim(s) <u>1-18</u> is/are pending in the application.					
,—	4a) Of the above claim(s) is/are withdrawn from consideration.					
5)□	☐ Claim(s) is/are allowed.					
	☑ Claim(s) <u>1,2,6-9 and 13-17</u> is/are rejected.					
7)	•					
8)□	Claim(s) are subject to restriction and/or election requirement.					
Applicat	ion Papers					
9) 🏹	The specification is objected to by the Examin	er				
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority	under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  a) All b) Some * c) None of:  1. Certified copies of the priority documents have been received.  2. Certified copies of the priority documents have been received in Application No  3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified copies not received.						
Attachmer	• •					
	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948)	4) 🔲 Interview Summary Paper No(s)/Mail Da				
3) 🔲 Infor	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 or No(s)/Mail Date	<del></del>	Patent Application (PTO-152)			

Application/Control Number: 10/640,855 Page 2

Art Unit: 2185

#### **Detailed Action**

1. Claims 1-18 are presented for examination. This office action is in response to the amendment filed on 1/19/2006.

2. Applicants are reminded of the duty to disclose information under 37 CFR 1.56. The examiner requests, in response to this Office action, any reference(s) known to qualify as prior art under 35 U.S.C. sections 102 or 103 with respect to the invention as defined by the independent and dependent claims. That is, any prior art (including any products for sale) similar to the claimed invention that could reasonably be used in a 102 or 103 rejection. This request does not require applicant to perform a search. This request is not intended to interfere with or go beyond that required under 37 C.F.R. 1.56 or 1.105.

The request may be fulfilled by asking the attorney(s) of record handling prosecution and the inventor(s)/assignee for references qualifying as prior art. A simple statement that the query has been made and no prior art found is sufficient to fulfill the request. Otherwise, the fee and certification requirements of 37 CFR section 1.97 are waived for those documents submitted in reply to this request. This waiver extends only to those documents within the scope of this request that are included in the application's first complete communication responding to this requirement. Any supplemental replies subsequent to the first communication responding to this request and any information disclosures beyond the scope of this are subject to the fee and certification requirements of 37 CFR section 1.97.

In the event prior art documentation is submitted, a discussion of relevant passages, figs. etc. with respect to the claims is requested. The examiner is looking for specific references to 102/103 prior art that identify independent and dependent claim limitations. Since applicant is most knowledgeable of the present invention and submitted art, his/her discussion of the reference(s) with respect to the instant claims is essential. A response to this inquiry is greatly appreciated.

The examiner also requests, in response to this Office action, support be shown for language added to any original claims on amendment and any new claims. That is, indicate support for newly added claim language by specifically pointing to page(s) and line number(s), in the specification and/or drawing figure(s). This will assist the examiner in prosecuting the application.

#### Specification

- 3. The status of the referenced U.S. applications must be updated accordingly (e.g., U.S. Patent Application Serial No. ##/###, ### filled Sept. 07, 1990, now abandoned; ..., now U.S. Patent #,###, ### issued Jan. 01, 1994; or This application is a continuation of Serial Number ##/###, filed on December 01, 1990, now abandoned; ...etc.) in the Related Applications section and in any other corresponding area in the specification, if any.
- 4. Again, all acronyms should be spelled out in the first use (.i.e. UTLB, page 6 line 23, DTLB, page 6 line 24, etc).

## Claim Objections

5. Claims 1-18 are objected to because of the following informalities:

It appears that amended claim(s) contains subject matter which was not described in the specification at the time the application was filed. Applicants are advised to provide the examiner with the line numbers and page numbers in the application to show support for the amendment.

Appropriate correction/explanation is required.

### Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 6. Claims 1-2, 6-8, and 13-17 are rejected under 35 U.S.C. 102(b) as being anticipated by Uchihori U.S. Patent No. 4,961,135.

As to claim 1, Uchihori discloses the invention as claimed. Uchihori discloses a data processor, comprises a central processing unit (col. 4 lines 18-19), and an address translation unit (Fig. 9 Ref. 75) that receives a virtual addresses output (Col. 4 lines 10-34) from the central processing unit and outputs a physical addresses (col. 4 lines 17-20), wherein the address translation unit includes a first translation lookaside buffer (Fig. 9 Ref. 75A), a second translation lookaside buffer (Fig. 9 Ref 75 b), and a

control circuit (Fig. 9 Ref. 77) for selecting one of the first and second translation lookaside buffers, wherein the address translation unit performs address translation in accordance with an area of a virtual address space of a virtual address received from the CPU (col. 6 lines 22-52).

As to claim 2, Uchihori further discloses wherein each of the first and second translation lookaside buffers has a plurality of entries for holding physical addresses associated with respective virtual addresses (Fig. 5 Ref. 31) respectively for performing the address translation, wherein the central processing unit is capable of accessing a first virtual address space and a second virtual address space included in the virtual address space, wherein the first translation lookaside buffer translates a virtual address of the first virtual address space to the physical address, and wherein the second translation lookaside buffer translates a virtual address of the second virtual address space to a physical address (Fig. 9 Ref. 75 and col. 6 lines 22-52).

As to claim 6, Uchihori further discloses wherein the control circuit decodes upper bits of a virtual address output from the central processing unit and selects one of the first and second translation lookaside buffers in accordance with a decode result (Fig. 9 Refs. 77 & 82 and col. 6 lines 22-52).

As to claim 7, Uchihori further discloses wherein the address translation unit further includes a selection circuit to which a first output of the first translation lookaside

buffer and a second output of the second translation lookaside buffer are input, wherein the selection circuit selects one of the first and second outputs in accordance with a control signal of the control circuit (Fig. 9 Refs. 77 & 82 and col. 6 lines 22-52).

Page 6

As to claim 8, Uchihori further discloses wherein the address translation unit further includes an address chop circuit (col. 6 lines 47-68) that fixedly forms a physical address from a virtual address when both of the first and second translation lookaside buffers are disabled (col. 9 lines 28-30, TLB miss reads on this limitation).

As to claim 13, Uchihori discloses the invention as claimed. Uchihori discloses a data processor, comprises a central processing unit (Col. 4 lines 18-20); and an address translation unit (Fig. 9 Ref. 75 and col. 6 lines 22-53) that receives virtual addresses output from the central processing unit and outputs a physical address (col. 4 lines 10-25), wherein the address translation unit includes a first translation lookaside buffer for performing address translation of a first virtual address space in the virtual addresses, a second translation lookaside buffer for performing address translation of a second virtual address space in the virtual addresses, and a control circuit (Fig. 9 Ref. 77) for selecting one of the first and second translation lookaside buffers in accordance with whether a virtual address output from the CPU is in the first virtual address space or the second virtual address space.

Art Unit: 2185

As to claim 14, Uchihori further discloses wherein each of the first and second translation lookaside buffers includes a plurality of entries for holding physical addresses respectively, associated with virtual addresses for performing address translation (Fig. 5 Ref 31 and Fig. 9 Ref. 75).

As to claim 15, Uchihori further discloses wherein the second translation lookaside buffer includes entries for an address translation miss handling routine of the first translation lookaside buffer, wherein the entries for the address translation miss handling routine are disabled from rewriting (col. 6 lines 22-50, control bits V, M, VNA, VNB, MNA, MNA, and MNB read on this limitation).

As to claim 16, Uchihori discloses the invention as claimed. Uchihori discloses a design data module including information of a microprocessor module, comprises data for defining an address translation unit for receiving virtual addresses output (Col. 4 lines 10- 22) from a central processing unit and outputting physical addresses, wherein the address translation unit includes a first translation lookaside buffer (fig. 9 Ref 75a), a second translation lookaside buffer (Fig. 9 Ref 75b), and a control circuit (fig. 9 Ref. 77) for selecting one of the first and second translation lookaside buffers, wherein the address translation unit performs address translation in accordance with an area of a virtual address space of a virtual address received from the CPU (col. 6 lines 22-52).

As to claim 17, Uchihori further discloses wherein each of the first and second translation lookaside buffers has a plurality of entries for holding predetermined physical addresses associated with respective virtual addresses (Fig. 5 Ref. 31) for performing the address translation, wherein the central processing unit is capable of accessing a first virtual address space and a second virtual address space included in the virtual address space, wherein the first translation lookaside buffer translates a virtual address of the first virtual address space to a physical address, and wherein the second translation lookaside buffer translates a virtual address space to a physical address (Col. 6 lines 24-26).

## Alternatively

7. Claims 1-2, 6-7, and 13-17 are rejected under 35 U.S.C. 102(b) as being anticipated by Bosshart U.S. Patent No. 5,386,527.

As to claims 1, 13, and 16, Bosshart discloses the invention as claimed.

Bosshart discloses a data processor, comprises a central processing unit (col. 1 lines 41-51), and an address translation unit (Fig. 3 Ref. 116 and 128) that receives a virtual addresses output (Fig. 3 Ref. virtual page) from the central processing unit and outputs a physical addresses (Fig. 3 Ref. 132), wherein the address translation unit includes a first translation lookaside buffer (Fig. 3 Refs. 120 and 132), a second translation lookaside buffer (Fig. 3 Refs. 122 and 134), and a control circuit (Fig. 3 Bank hit logic) for selecting one of the first and second translation lookaside buffers, wherein the address translation unit performs address translation in accordance with an area of a

virtual address space of a virtual address received from the CPU (Fig. 3 Ref. 116 and 128).

As to claim 2, Bosshart further discloses wherein each of the first and second translation lookaside buffers has a plurality of entries for holding physical addresses associated with respective virtual addresses respectively for performing the address translation, wherein the central processing unit is capable of accessing a first virtual address space and a second virtual address space included in the virtual address space, wherein the first translation lookaside buffer translates a virtual address of the first virtual address space to the physical address, and wherein the second translation lookaside buffer translates a virtual address space to a physical address (Fig. 3).

As to claim 6, Bosshart further discloses wherein the control circuit decodes upper bits of a virtual address output from the central processing unit and selects one of the first and second translation lookaside buffers in accordance with a decode result (Fig. 3 Bank hit and compare logic read on this limitation).

As to claim 7, Bosshart further discloses wherein the address translation unit further includes a selection circuit to which a first output of the first translation lookaside buffer and a second output of the second translation lookaside buffer are input, wherein the selection circuit selects one of the first and second outputs in accordance

Art Unit: 2185

with a control signal of the control circuit (Fig. 3 Bank hit and compare logic read on this limitation).

As to claim 14, Bosshart further discloses wherein each of the first and second translation lookaside buffers includes a plurality of entries for holding physical addresses respectively, associated with virtual addresses for performing address translation (Fig. 3).

As to claim 15, Bosshart further discloses wherein the second translation lookaside buffer includes entries for an address translation miss handling routine of the first translation lookaside buffer, wherein the entries for the address translation miss handling routine are disabled from rewriting (col. 4 lines 45-49, cache miss reads on this limitation).

As to claim 17, Bosshart further discloses wherein each of the first and second translation lookaside buffers has a plurality of entries for holding predetermined physical addresses associated with respective virtual addresses for performing the address translation, wherein the central processing unit is capable of accessing a first virtual address space and a second virtual address space included in the virtual address space, wherein the first translation lookaside buffer translates a virtual address of the first virtual address space to a physical address, and wherein the second translation

Art Unit: 2185

lookaside buffer translates a virtual address of the second virtual address space to a physical address (Fig. 3).

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which the subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Uchihori U.S. Patent No. 4,961,135 in view of Hsu et al. (Hsu) U.S. Patent No. 5,526,504.

As to claim 9, Uchihori discloses the invention as claimed above. However, Uchihori does not specifically disclose wherein a page size of the first translation lookaside buffer is different from a size of the second translation lookaside buffer.

Hsu discloses wherein a page size of the first translation lookaside buffer is different from a size of the second translation lookaside buffer (col. 2 lines 40-58) for the purpose of supporting variable page sizes (abstract).

Accordingly, it would have been obvious to one having ordinary skill in the art at the time the invention was made to incorporate wherein a page size of the first translation lookaside buffer is different from a size of the second translation lookaside buffer as taught by Hsu into the system of Uchihori for the advantages stated above.

## Allowable Subject Matter

9. Claims 3-5, 10-12 and 18 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims and overcome claim objections.

### Response to Amendment

10. Applicant's arguments filed on 1/19/2006 have been fully considered but they are not deemed to be persuasive.

In response to applicant's argument that the references fail to show certain features of applicant's invention, it is noted that the features upon which applicant relies (i.e., UTLB is not related DTLB and different in physically and functionally) are not recited in the rejected claim(s). Although the claims are interpreted in light of the specification, limitations from the specification are not read into the claims. See *In re Van Geuns*, 988 F.2d 1181, 26 USPQ2d 1057 (Fed. Cir. 1993).

Applicant's remarks that the references not teaching a first TLB and a second TLB is not considered persuasive.

Uchihori discloses a first translation lookaside buffer (Fig. 9 Ref. 75A) and a second translation lookaside buffer (Fig. 9 Ref 75 b) since although it has in a set associative structure, each TLB is physically separate and has unique address for each entry.

Therefore broadly written claims are disclosed by the references cited.

#### **Conclusion**

1. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. See attached PTO-892.

2. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

3. When responding to the office action, Applicant is advised to clearly point out the patentable novelty which he or she thinks the claims present in view of the state of the art disclosed by the references cited or the objections made. He or she must also show

Application/Control Number: 10/640,855 Page 14

Art Unit: 2185

how the amendments avoid such references or objections. See 37 C.F.R. '1.111(c).

4. When responding to the office action, Applicants are advised to provide the examiner with the line numbers and page numbers in the application and/or references cited to assist examiner to locate the appropriate paragraphs.

5. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hong Kim whose telephone number is (571) 272-4181. The examiner can normally be reached on M-F 9:00 to 6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matt Kim can be reached on (571) 272-4182. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Any inquiry of a general nature or relating to the status of this application should be directed to the TC 2100 whose telephone number is (571) 272-2100.

6. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Application/Control Number: 10/640,855 Page 15

Art Unit: 2185

## 7. Any response to this action should be mailed to:

Commissioner of Patents P.O. Box 1450 Alexandria, VA 22313-1450

or faxed to TC-2100:

571-273-8300

Hand-delivered responses should be brought to the Customer Service Window (Randolph Building, 401 Dulany Street, Alexandria, VA 22314).

HK Primary Patent Examiner February 1, 2006 2/6